4-Bit Binary Asynchronous Reset Counter in Verilog

This article provides Verilog source code for a 4-Bit Binary Asynchronous Reset Counter. We’ll cover the block diagram, truth table, and the Verilog code itself.

Block Diagram

Here’s the block diagram of the 4-Bit Binary Asynchronous Reset Counter:

Image: 4 bit Binary Asynchronous Reset Counter Block Diagram

Truth Table

The following truth table shows the counter’s behavior:

Image: 4 bit Binary Asynchronous Reset Counter Truth Table

Verilog Code

Here’s the Verilog code for the 4-Bit Binary Asynchronous Reset Counter:

module bin_sync(
    clk,
    rst,
    bin_out
);

input clk, rst;
output [3:0] bin_out;

reg [3:0] bin_out;
reg [22:0] div;
reg clkdiv;

always @ (posedge clk)
begin
    div = div + 1'b1;
    clkdiv = div[22];
end

always @ (posedge( clkdiv))
begin
    if (rst == 0)
        bin_out = 4'b0000;
    else
        bin_out = bin_out + 4'b0001;
end

endmodule

Explore Verilog Logic Gates, Mux & Encoders

• Verilog HDL Code for All Logic Gates
• 2-to-4 Decoder (Verilog HDL Code)
• 4-to-1 Multiplexer and 1-to-4 Demultiplexer (Verilog Code)
• Verilog Code: 1-to-4 Demultiplexer
• 8-to-1 Multiplexer (Verilog HDL Code)
• 8-to-3 Encoder Without Priority (Verilog)
• 8-to-3 Priority Encoder (Verilog)
• 8-to-3 Priority Encoder (Verilog Code)
• 1-Bit and 4-Bit Comparator Design (Verilog)

Explore Verilog Flip-Flops, Counters & Registers

• T, D, SR, JK Flip Flop (Verilog HDL Code)
• D Flip Flop Synchronous Reset (Verilog)
• D Flip Flop Without Reset (Verilog)
• Verilog Code for Binary Up-Down Counter
• Verilog HDL: BCD & Gray Counters
• 4-bit Down Counter (Verilog Code Test Bench)
• 4-bit Binary Asynchronous Reset Counter (Verilog)
• 4-bit Binary Synchronous Reset Counter (Verilog)
• 4-bit BCD Asynchronous Reset Counter (Verilog)
• 4-bit BCD Synchronous Reset Counter (Verilog Code)
• 4-bit Mod-13 Counter (Verilog Code Test Bench)
• Shift Left / Shift Right Register (Verilog)
• Parallel Load Shift Left Register (Verilog Code)
• PRBS Generator (Verilog Code Test Bench)

Explore Verilog Math, Processing & Memory

• Full Adder (Verilog HDL Code)
• Verilog Code: Half Adder, Half Subtractor, Full Subtractor
• 32-Bit ALU (Verilog Code)
• RAM / ROM (Verilog Code)
• Asynchronous FIFO (Verilog Code Test Bench)
• Asynchronous FIFO Design (Verilog Code and Explanation)
• Mealy / Moore Machine (Verilog)
• Low Pass FIR Filter (Verilog Code)
• 4-bit Binary to Gray Counter Converter in Verilog