Source-Code » VHDL » D Flip-Flop VHDL Source Code

D Flip-Flop VHDL Source Code

vhdl flip-flop d flip-flop source code digital logic

This page provides the VHDL source code for a D Flip-Flop.

VHDL Code

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity DFF1 is
    Port (
        d, res, clk : in  STD_LOGIC;
        q           : out STD_LOGIC
    );
end DFF1;

architecture Behavioral of DFF1 is
begin
    process(clk)
    begin
        if (res = '1') then
            q <= '0';
        elsif clk'event and clk = '1' then
            q <= d;
        end if;
    end process;
end behavioral;