VHDL Code for 2 to 4 decoder | 2 to 4 Decoder VHDL Code

This page of VHDL source code section covers 2 to 4 Decoder VHDL Code. The block diagram and truth table of 2 to 4 Decoder VHDL Code is also mentioned.

Block Diagram of 2 to 4 Decoder

2 to 4 Decoder Block Diagram

Truth Table of 2 to 4 Decoder

2 to 4 Decoder Truth Table

2 to 4 Decoder VHDL Code

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity decoder2_4 is
port (en: in std_logic;
d_in: in std_logic_vector (1 downto 0);
d_op: out std_logic_vector (3 downto 0));
end decoder2_4;
architecture behavioral of decoder2_4 is
process (en, din)
if (en ='1') then
d_op <= "ZZZZ";
case (d_in) is
when "00" => d_op <= "0001";
when "01" => d_op <= "0010";
when "10" => d_op <= "0100";
when "11" => d_op <= "1000";
when others => null;
end case;
end if;
end process;
end ;


Refer following as well as links mentioned on left side panel for useful VHDL codes.
D Flipflop
T Flipflop
Read Write RAM
4 bit binary counter
Radix4 Butterfly
16QAM Modulation
2bit Parallel to serial

USEFUL LINKS to Verilog Codes

Following are the links to useful Verilog codes.
Low Pass FIR Filter
Asynchronous FIFO design with verilog code
D FF without reset
D FF synchronous reset
1 bit 4 bit comparator
All Logic Gates

RF and Wireless tutorials

WLAN  802.11ac  802.11ad  wimax  Zigbee  z-wave  GSM  LTE  UMTS  Bluetooth  UWB  IoT  satellite  Antenna  RADAR