Home of RF and Wireless Vendors and Resources

One Stop For Your RF and Wireless Need

8 to 3 encoder without priority VHDL Code

This page of VHDL source code section covers 8 to 3 encoder without priority VHDL Code. The block diagram and truth table of 8 to 3 encoder without priority VHDL Code is also mentioned.

Block Diagram of 8 to 3 encoder without priority


8 to 3 Encoder Without Priority Block Diagram

Truth Table of 8 to 3 encoder without priority


8 to 3 Encoder Without Priority Truth Table

8 to 3 encoder without priority VHDL Code

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity encoder8_3 is
port (en: in std_logic;
a_in: in std_logic_vector (7 downto 0);
y_op: out std_logic_vector (2 downto 0));
end encoder8_3;
architecture behavioral of encoder8_3 is
begin
process (en, a_in)
begin
if (en = '1') then
y_op <= "ZZZ";
else
case (a_in) is
when "00000001" =< y_op <= "000";
when "00000010" =< y_op <= "001";
when "00000100" =< y_op <= "010";
when "00001000" =< y_op <= "011";
when "00010000" =< y_op <= "100";
when "00100000" =< y_op <= "101";
when "01000000" =< y_op <= "110";
when "10000000" =< y_op <= "111";
when others =< null;
end case;
end if;
end process;
end;


USEFUL LINKS to VHDL CODES

Refer following as well as links mentioned on left side panel for useful VHDL codes.
D Flipflop
T Flipflop
Read Write RAM
4X1 MUX
4 bit binary counter
Radix4 Butterfly
16QAM Modulation
2bit Parallel to serial

USEFUL LINKS to Verilog Codes

Following are the links to useful Verilog codes.
Low Pass FIR Filter
Asynchronous FIFO design with verilog code
D FF without reset
D FF synchronous reset
1 bit 4 bit comparator
All Logic Gates

RF and Wireless tutorials

WLAN  802.11ac  802.11ad  wimax  Zigbee  z-wave  GSM  LTE  UMTS  Bluetooth  UWB  IoT  satellite  Antenna  RADAR 


Share this page

Translate this page