Home of RF and Wireless Vendors and Resources

One Stop For Your RF and Wireless Need

JESD204B vs LVDS | difference between JESD204B and LVDS

This page compares JESD204B vs LVDS and mentions difference between JESD204B and LVDS in tabular format.


Features JESD204B LVDS
Full form Name has been derived from JEDEC (Joint Electron Device Engineering Council) Low Voltage Differential Signaling
Release year 2011 2001
Max. lane rate in Gbps 12.5 1.0
Number of Data clock lines Embedded 2 (i.e. 1 pair)
Number of data lines
16 bit, 250 MSs/sec ADC
2 to 4 (i.e. 1 to 2 pair). This depends on mode. 32 (i.e. 16 pairs)
Matching needed Not required Required
Phase aligned sampling for multiple ADCs Yes possible but difficult to incorporate
Interface coding efficiency 84% for 8B/10B type 100% (no coding case)
Multiple lanes Supported Not supported
Lane synchronization supported not supported
multi-device synchronization Supported not supported
deterministic latency Yes No
Harmonic clocking Yes No
REFERENCEs Refer LVDS vs TTL>>

Other Interface types

UART vs SPI vs I2C   RS232 interface   RS485 interface   RS422 interface   CAN interface   interface types and converters   DigRF interface 

what is difference between

difference between FDM and OFDM
Difference between SC-FDMA and OFDM
Difference between SISO and MIMO
Difference between TDD and FDD
Difference between 802.11 standards viz.11-a,11-b,11-g and 11-n
OFDM vs OFDMA
CDMA vs GSM
Bluetooth vs zigbee
Fixed wimax vs mobile

RF and Wireless Terminologies


Share this page

Translate this page