

FPGA Implementation of MIMO Module

1. INTRODUCTION

Radio transmissions traditionally use one antenna at the transmitter and one antenna at the receiver. This system is termed **Single Input Single Output (SISO)**. Both the transmitter and the receiver have one RF chain (that's coder and modulator). SISO is relatively simple and cheap to implement and it has been used age long since the birth of radio technology. It is used in radio and TV broadcast and our personal wireless technologies (e.g. Wi-Fi and Bluetooth). Figure 1.1 shows SISO Model. One antenna at both the transmitter and the receiver. employs no diversity technique.



Figure 1.1 Single Input Single Output (SISO)

To improve performance, a multiple antenna technique has been developed. A system which uses a single antenna at the transmitter and multiple antennas at the receiver are named **Single Input Multiple Output (SIMO)**. The receiver can either choose the best antenna to receive a stronger signal or combine signals from all antennas in such a way that maximizes SNR (Signal to Noise Ratio). The first technique is known as switched diversity or selection diversity. The latter is known as maximal ratio combining (MRC).Figure 1.2 shows the SIMO Model, One antenna at the transmitter, two antennas the receiver. Employs a receive diversity technique



Figure 1.2 Single Input Multiple Output (SIMO)



A system which uses multiple antennas at the transmitter and a single antenna at the receiver is named as Multiple Input Single Output (MISO). A technique known as **Alamouti STC (Space Time Coding)** is employed at the transmitter with two antennas. STC allows the transmitter to transmit signals (information) both in time and space, meaning the information is transmitted by two antennas at two different times consecutively.

Multiple antennas (each with an RF chain) of either SIMO or MISO are usually placed at a base station (BS). This way, the cost of providing either a receive diversity (in SIMO) or transmit diversity (in MISO) can be shared by all subscriber stations (SSs) served by the BS. Two antennas at the transmitter, one antenna at the receiver, Employs a transmit diversity. Figure 1.3 shows the MISO model.



Figure 1.3: Multiple Input Single Output (MISO)

To multiply throughput of a radio link, multiple antennas (and multiple RF chains accordingly) are put at both the transmitter and the receiver. This system is termed Multiple Input Multiple Output (MIMO). A MIMO system with similar count of antennas at both the transmitter and the receiver in a point-to-point (PTP) link is able to multiply the system throughput linearly with every additional antenna. For example, a 2x2 MIMO will double the throughput.



Figure: 1.4.Multiple Input Multiple Outputs (MIMO), 2x2

A MIMO system takes advantage of the spatial diversity that is obtained by spatially separated antennas in a dense multi path scattering environment. MIMO systems may be



implemented in a number of different ways to obtain either a diversity gain to combat signal fading, or to obtain a capacity gain.

Generally there are three categories of MIMO Techniques. The first aims to improve the power efficiency by maximizing spatial diversity. Such techniques include delay diversity, space-time block codes (STBC) [4], [5] and space-time trellis codes (STTC) [6]. The second class uses a layered approach to increase capacity. One popular example of such a system is V-BLAST suggested by Foschini *et al.* [7] where full spatial diversity is usually not achieved. Finally, the third type exploits the knowledge of channel at the transmitter. It decomposes the channel coefficient matrix using Singular Value Decomposition (SVD) and uses these decomposed unitary matrices as pre and post filters at the transmitter and the receiver to achieve near capacity [8].

In this paper, an efficient FPGA design of a (2x2) MIMO System (STBC) is presented. This paper is organized as follows. Section 2 presents about the number representation used in the design. Section 4 presents an overview of MIMO Systems. Section 3 described the design of MIMO .Section 5 discusses the results and we conclude in Section 6.

2. Multiple Input Multiple Output

A third dimension, space, is introduced into the traditional frequency-time domain. The idea is to transmit multiple streams of data on multiple antennas at the same frequency, to increase throughput. Typically, multiple receiver antennas are used as well, since this configuration achieves high data rates, multiplied by the number of channels between either end. This principle is called Multiple Input Multiple Output (MIMO) [1]. There are two methods widely used for transmitting MIMO data. If the channel has a negligible error rate, we can send several data simultaneously over multiple antennas. This is known as spatial multiplexing, which utilizes the spectrum very efficiently. In contrast, if the environment has high error rate, we transmit the same data over multiple antennas. This is called as space-time coding. The purpose of this approach is to increase the diversity of MIMO to combat signal fading.

The essential purpose of a MIMO system is to determine which antenna is corresponding to which data on the receiver side. As shown in Figure 1, Rx1 receives data from all the transmitter antennas, Tx1, Tx2, and Tx3. Thus, we must have a special decoding algorithm to identify which antenna has transmitted which data to Rx1.[10]



Figure 2.1: The MIMO Principle [1]

3. Number Representation

The number system being used in the project is floating point number representation, this is one of the important specification you should take care before starting the actually design. An 8 bit custom floating point format is used for representing the numbers.

Floating-point systems were developed to provide high resolution over a large dynamic range. Floating-point systems often can provide a solution when fixed-point systems, with their limited precision and dynamic range fail Floating-Point systems; however, bring a speed and complexity penalty. Most floating-point systems comply with the published single or double –precision IEEE floating –point standard A standard floating-point word consists of a sign-bit S, exponent e, and an unsigned (fractional) normalized mantissa m, arranged as follows: [3]

Sign Bit (S)	mantissa <i>(m)</i>	Exponent (e)

Algebraically, a floating-point word is represented by

This is a signed magnitude format. The hidden one in the mantissa is not present in the binary coding of the floating point number. If the exponent is represented with E bits then the bias is selected to be

bias = - ...(2.2

3.18 bit Custom floating point format



Custom floating point format is used, i.e. 3 bits are used for representing mantissa, 4 bits for exponent and the other is the sign bit. To illustrate, let us determine decimal equivalent of 3.75 in the 8 bit custom floating point format

Consider a floating point representation with sign bit, E=4 bit exponent width and M=3-bit for mantissa (not including the hidden one).Let us now determine the representation of 3.75_{10} in this (1, 4, 3) floating point format using (4. 13) the bias is

and mantissa needs to be normalized according to 1.m format i.e

 $3.75_{10} = 11.11_2 = 1.111_1 \ge 2^3$ mantissa(m)

The biased exponent is therefore represented with

 $E= 1 + bias = 1 + 7 = 1000_2$

Finally, we can represent

 3.75_{10} In the (1, 4, 3) floating point format with

Sign	Exponent (e)	Unsigned
Bit(S)		mantissa
		(m)
0	1000	111

Hence 3.75 = 01000111 in floating point format

Due to the large gate count capacity of current FPGA's the design of floating point arithmetic has become a viable option. In addition, the introduction of the embedded 18 x 18 bit array multiplier Xilinx Virtex 2, Spartan 3 and Altera Stratix FPGA device families allows an efficient design of custom floating point arithmetic.[10]

Floating point Multiplier and adder were developed according to the standard IEEE floating point algorithms.



4. MIMO Architecture Design

The Top block of the entire system is shown in figure 4.1; it consists of the following Components Input and Output Memory (for storing input and output bit stream) MIMO Encoder (Alamouti, Space time encoder) 16 QAM Modulator16 QAM Demodulator, MIMO Decoder (space time decoder) and Wireless channel model. In the following section the design of each module and its design is been discussed in detail.



Figure 4.1: MIMO-Top Level Block Diagram

The input bit stream which is to be transmitted is stored in a text file, from where it is stored in a memory. And the output of the memory is the input of the modulator; similarly the output from demodulator is stored in the output memory.

The input Bits are stored in a memory, form where the bits are passed to the Modulator these bits acts as input to modulator. At every clock pulse bits stored in memory are passed through the modulator, which gives output symbols (i.e. real and imaginary values), in the same way at every trigger of clock the bits keep on passing from memory to modulator and the QAM demodulator, the output bits coming out of demodulator are stored in the output memory and a comparison is done between output and input memory to find bit error rate. The Modulation Scheme which is been employed is 16 QAM.

The MIMO Encoder Module is as shown in figure 4.2. The port connections are also shown in the figure below. Input to MIMO encoder comes from QAM modulator block.





Figure 4.2: MIMO Encoder Module



Figure 4.3: MIMO Encoding and Transmitting scheme

The functionality of the encoder block is explained in the following steps,

- The output symbols coming from QAM modulator block, are the inputs to the MIMO encoder
- Symbols coming in the MIMO encoder are stored in a memory(buffer), as it has to wait for a minimum of 2 symbols(i.e. S1, & S2) after that it encoder the symbols and transmits it, it can be seen in Figure 4.3
- symbols are encoded and then transmitted
- > In a similar fashion all the symbols are transmitted.
- ➢ This achieves diversity gain
- Verilog HDL code i.e. been developed for the module , the results have been discussed in detail in next section





Figure 4.4: MIMO Decoder Module

The output of the wireless channel is fed to the MIMO Decoder, symbols transmitted from 2 antennas get added up at the receiver where in the decoder has to separate the symbols, Once the received signals are received after 2 time instances the decoder applies the following combiner equations.

$s_{1} = est = ... \times ... + ... \times ... + ... \times ... + ... \times ... (4.1)$ $s_{2} = est = ... \times ... + ... \times ... + ... \times (4.2)$

The MIMO decoder gives out the S1 estimate and S2 estimate. The simulation results have been discussed in next section. The detailed schematic of the MIMO Decoder Module is shown in figure 4.4

The MIMO Decoder Module uses following resources

- ➢ 8 floating point complex multipliers
- floating point complex adders

The Design of QAM De-Modulator is not as simple as designing QAM Modulator. The output symbols coming from the MIMO decoder would have undergone Wireless Channel and the symbols are corrupted; the task of demodulator is to make a decision based on the minimum Euclidian distance. Verilog code is developed for the module



The wireless Channel is been modeled on hardware, the output's coming from MIMO encoder acts as input to Channel and the output of the channel acts as input to the MIMO decoder. Where it gets multiplied by the channel coefficients, and then gets added up before reaching the Receive Antennas



Figure 4.5: Wireless channel model

Symbols S1 and S2 get multiplied by channel coefficients and add up at the receiver refer figure 4.6. When two signals from two antennas are passed into the channel model it will replicate an actual wireless channel and give out added output, which acts as an input to MIMO decoder. It uses 4 complex multipliers and 2 complex adders, and the channel coefficients are stored in a memory, the values of channel co efficient come from channel estimator, when we are estimating the channel. The output of MIMO encoder passes through the wireless channel model and its output acts as input to MIMO decoder



Figure 4.6: Wireless channel paths between antennas

5. Results

The coding for the entire MIMO System is done using Verilog HDL. In the following section simulation results and the synthesis results will be discussed.



The Number Format which is being used is floating point

Format, so it's very time consuming and hard to analyze the results, hence there was a needto develop a function which shows the equivalent representation of the floating pointnumber,asshowninthefbelow.



Figure 5.1:Float to real function simulation

For example

0000000110001 = 0.56250 as shown in simulation in figure 5.1

This makes the task easier for verification

- > This is a function written in verilog
- > This function is only used for verification of results and cannot be synthesized.
- We can plug in this function anywhere in the system and check the equivalent real values.



Below are the snapshots of simulation results

Figure 5.2 Floating point Multiplier Simulation



Name	Value	Sti	1.1	10	20	30 , ,	40	50 , (60	. 70 . 74	6.00	90
II That a	00100000	Bin.	11001	X00011010	X00011011	Xoootyioo	X00011101	χοοσιιιιο	X00011111	χ'00100000	200100001	<u>λ</u> ρο
II - Hear b	00101010	Bin.	00011	X00100100	X00100101	X00100110	00100111	00101000	X00101001	X00101010	X00101011	X00
II found	00111110		10111	X00101000	X0010 1001	X00101010		100111011	Xooningo	X00111110	X00111111	_X00
/ Adding 2 Flo	oat number		-	Equival	ent Real	Number			T			
R-161	0.12500	ăn finicum	70313	X0.078125	X0.085938	X0.093750	X0.10156	X0.10938	2011719	X0.12500	X0.14063	X0.1
Rf In2	0.31250		188	X0.18750	X0.20313	X0.21875	X0.23438	0.25000	X0.20125 X0.3125		X0.34375	X0 :
RUM	1.7500	····	0750	X0.25000	X0.28125	X0.31250		(1.3750	X1.5000	X1.7500	X1.8750	X0.9
⊞ ™ ो	A	000 00000000		Xe	χo	XE	X	Xo	Xa	Ха	X	_X⊂
!		····	7									
							inputs		(Output's		
	Equivale and out	nt Re: out's	al value	es of input	's		on - 20 a - 20 and 20 a 20 a					

Figure 5.3 Floating point Adder Simulation

Name	Value	Sti	i i 10 i	1 20	1 30	i 4,0 i	1 50	ı 60 -	i i 7,0 i	1 8,0	i 90 -	ı i 100	110	10.8 ps	ı i 130	1 14
► Clock	0	Clo														
► Reset	1	<= 1														
_																
⊞ ●(data_in)	10	Bin	0 0	X	<u>)</u> 2	<u>)</u> (3	X4	<u>\</u> 5	<u> </u>	7	X®	<u>)</u> (9	X <mark>I</mark> O	X11	<u></u>	
In In	put Data Sy	mbol	1													
	00111000		00000000	(11000100				X10111000				X00111000				X
⊞ = q_out	00111000	1	(01000100	00111000	10111000	11000100	01000100	X00111000	10111000	(11000100	01000100	00111000	10111000	11000100	\mathbf{X}
								<u> </u>								
R= s_re	1.0000	Ì	0.0078125	3.0000		\		X-1.0800				X1.0000				3.000
R= s_img	1.0000	1	0.0078125	3.0000	<u>(1.0000</u>	X-1.0000	X-3.0000	3.0000	<u>X1.0000</u>	X-1.0000	X-3.0000	X3.0000	<u> (1.0000</u>	X-1.0000	X-3.0000	3.000
	Fay		ont Pool	Numb												
	Equ	.1.041	lent Keal Numbers Modulated Symbols													

Figure 5.4: QAM Modulator Simulation

RFW World

Name	Value	Sti	1 1600 i 1700 i 1800 i 1900 i 2000 i 2100 i 2200 i 2300 i <u>2400</u> i 2500 i 2600 i 2700 i 2900 i							
⊞ ➡ Din_re	11000001	<=	2000101 X0011010 X0011011 X10111118 X01000010 X0010100 X0011000 X10000001							
🗉 🖻 Din_img	01000010	<=	<u>01000100 X00111000 X10111000 X1001100 X1011110 X0011000 X0011011 X00110111 X0011001 X1011100 X1011000 X1000001 X010000</u>							
🗄 🗢 Dout	0		<u></u>							
► Reset	1	Q								
► clock	0	Clo								
R= r	-2.2500		3.0000 X0.40625 X0.62500 X13750 X-1.7580 X2.5000 X0.37560 X1.5000 X.2.2500							
R= i	2.5000		<u>3.0000 X1.0000 X-1.0000 X-3.0000 X-1.5000 X-1.8750 X0.82500 X0.9250 X0.93750 X1.1250 X-1.5000 X-1.0000 X-2.2500 X2.5000</u>							
≖ 1	0									
		•								
	Passing corrupted symbols into getting back the Demodulator									

Figure 5.5: QAM Demodulator Simulation

Name	Value	Stimulator	i 3,0 i	3,5 i 4,0 i	4,5 i 5,0 i	5,5 i 6,0 i	6,5 i 7,0	70.8 ps	8,5 i 9,0	9,5 100 1	105	
Clock	0	Clock										
Reset	1	<= 1										
Data From Memory				Data Symbols Comming from Memory								
🗄 🛲 Data	7	(X 3	X)	χ ₅	χ2	χ7	X12	X13	<u></u>	_X_	
Modulated Symbols			·									
. ■ ■ D_out_Re	11000100		00111000	X11000100	X10111000		X11000100	X10111000	X01000100		_\	
	10111000		(10111000	X11000100	X01000100	X00111000	X10111000	X11000100	X01000100	X00111000		
R=-8_im	-1.0009		(-1.0000	X-3.0000	X3.0000	X1.0000	X-1.0000	X-3.0000	X3.0000	X1.0000	_X-1.0	
Rs.S_re	-3.0000		(1.0000	X-3.0000	X-1.0000		X-3.0000	X-1.0000	X3.0000		1.0	
	T				Modul Modul	ated Symbo ator	ls Comm	ing out QAM				
🗉 🖷 Tx_Antenna_1_Img	11000100				X01000100	X10111000	X11000100	X01000100	X00111000	X10111000		
🗉 🐢 Tx_Antenna_1_Re	01000100		(10000000	X0000000	X00111000		X01000100	X10111000	X00111000	X11000100	_\	
🗉 🗢 Tx_Antenna_2_Img	00111000		(10000000	X01000100	X10000000	X11000100	X00111000		X11000100		_\	
🗉 🔹 Tx_Antenna_2_Re	00111000			X10111000	X00000000	X11000100	X00111000	X10111000				
		\land	Symb	ols Commin	g out of	MIMO Encod	er					
		<u></u>	51A)	mouti, STE	C Scheme)	Which wil	l be tra	ansmitted				
RyTx1_img	-3.0000	\ \			χ3.0000	X-10000	- <u>X-3.0000</u>	χ3.0000		X-1.0000	X-3.	
/R=Tx1_re	3.0000	<u> </u>	X-0.0078125	X0.0078125			X3.0000	<u>X-1.0000</u>	<u></u>	<u></u>	<u></u>	
	ļ)		
Re Tx2_img	1.0000	<u> </u>	X-0.0078125	χ3.0000	χ-0.0078125	X-3.9000	X1.0000		<u>X-3.0000</u>		X1.0	
R= T+2_re	1.0008	L		X-1.0000	X0.0078125	X-3.0000	<u>X1.0000</u>	χ-1.0000			X-3.	
			•				_		1	۶	+ 0	
			1									

Floating Point Numbers Represented in Real Form for easy recognition. and testing purpose

Figure 5.6 MIMO Transmission simulations



🔶 /system/Clock	StO								Г			
🔶 /system/Reset	St1											
🔶 /system/Demod_Out -	0	4	(2 (-4	<u>)</u> -3 <u>)</u> -6	<u>)</u> (1)),-5	<u>)</u> (4) . 6).8)(0	<u>χ</u> .8	<u>)</u> 2	<u>)</u> .8	<u>) (0) (2</u>
🔶 /system/Demod_out1	z	(5	(7 (-3	<u>.</u> 1.6 11	χ.5	<u>)</u> (4	X-6 X-8	Xo	<u>χ</u> .8	¥2	X-8	10 12-
🔶 /system/t1	-1	(4)(5)(2)	(7).4) . 3).6)1).5)(4	(-3)6).1	χ.8	(-7).6	(1)2).5)4
🔶 /system/D_out_Re 👘	10111000	(110)(10111000	(110)(10	1)01000100)(001)(11	0)00111000	(101)(01)))(101.	.)(010)00111000	(11	<u>000100 (00</u>
🔶 /system/D_out_Img 🚽	10111000	<u>) (110)(010)(001</u>	(101 (11	0 <u>(010 (00</u>	1)(101)(00	1 (11000100	(010)(00)(101.	. (110	(010 (001	(101 (00	<u>1)(101)(11)</u>
🔶 /system/Tx_Antenna	10111000	00111000	(010)(10	1)(001)(11)	0 <u>(</u> 001 <u>(</u> 01)	0 <u>(</u> 110 <u>(</u> 001)010)001)(1011	1000	(110)(101)(110)(00	<u>1)(101)(00'</u>
🔶 /system/Tx_Antenna	11000100	(010)(101)(110)(01)	0)(001)(10 [.]	1)(110)(01)	0 (001 (101)(001)(11)	000100)(010)(001)(10*)(110)(01	<u> (),001 (10</u>
🔶 /system/Tx_Antenna	00111000	(110)(110)(110))(001)(10	111000	(110 (01	000100 (110)00111000		(010	(101 (010) (101 (00	111000 (11)
🔶 /system/Tx_Antenna	01000100	(010)0xxx(110)(00111000	(11000100)00111000	(110)(001	11000 (110))(010.	. (001	(11000100	(00111000	(110)00
🔶 /system/l	-1	(-3)(-1	(-3)-1)(3	X1 X-3	<u>(</u> 1	(-1)(3).1	Хз	<u>)</u> 1)-3	(1
🔶 /system/Q	-1),-3)(3)(1	(1)(-3)(3)(1)1)(1	(-3)3)1),-1	<u>)</u> (3)3)1	(-1)(1).1).3
🔶 /system/Tx1_r	-1	XO X1)(3)(-1	(1)(-3	X1 X3	<u>(</u> -3)(1)(3)(1)(-1) . 3).1	(-3)(1).1),1
🔶 /system/Tx1_i	-3	0)(3)(-1)-3)3)(1)(-1)-3)3	(1)(-1)1)-3		ХЗ)1)-1	(-3)(3)1)-1
🔶 /system/Tx2_r	1	X-1 X0 X-3	(1),1		<u>)</u> -3)(3) . 3	(1		χз	(-1)(3	(-1)(1	(-3
🔶 /system/Tx2_i	3)3)0).3)(1	<u>)</u> -3)(1)(-3)(1	(-3)(3)(1	(-3)(1).3)1
🔶 /system/o1_r	00110110	00000>	(010)(10	1)(101)(01)))(101)(01	Q (110 (110)(010)(101)(001.	<u>, (</u> 110)(110)(101)(110)(11	0)(110)(10 [.]
🔶 /system/o1_i	01001001	00000}	(001)(11	0 <u>(101 (</u> 01) <u>(</u> 001 (11	0 <u>(010 (</u> 010)(110)(00')(010.	. (110)(010)(010))(001)(11	<u> (010)</u>
🔶 /system/o2_r	01000000	00000}	(010)(11	0 <u>(101 (</u> 01)))(010)(00	1 <u>(</u> 110 <u>(</u> 010)(001)(11)))(010.	<u>) (</u> 110)(110)(011)(010)(00	1)(110)(01)
🔶 /system/o2_i	01010001	00000}	(010)(01	0 <u>(110 (</u> 00 [.]	1 <u>)(001)(</u> 11	0 <u>(001 (</u> 01¢)(110)(00 [.])(010.	. (001)(110)(10 ⁻)(010)(10	1)(101)(10 [.]
🔶 /system/channel1_re -	0.875	0	(11)O.:	<u>5 (-0.5)(2</u>)-1.5)(2.2	5 (-4.5)-14	(2.25)(-0.9	5)(0.87	5X-2	(-30)(-1.5	5 (-2)-2.	<u>25 (-2.25 (-0.)</u>
🔶 /system/channel2_re -	2	0	(14)(-2.)	25 (-0.375)(7	<u>(16) (0.6</u>	25)(-4)(2.5	(0.25)-8)(2	<u>χ</u> .9) . 2)(44	(4) (1.7	<u>5 (-2.25 ()</u>
🔶 /system/channel1_i 👘	4.5	0	(0.25)(-11).0.5)2.2	<u>5 (0.625)-14</u>	(2.5)(11)-2)0.5	(4.5	(4	(2.5) (2.2	5 (1.25)-5.	<u>\$)(2.25)(30</u>
🔶 /system/channel2_i 👘	9	0)(2)(9	<u>)-8)(0.2</u>	5 (0.625)(-3	(1) (13)	(-7)(0.3	75)(9	(0.8	75)(-5)(-0.9	5 (14).0.	1)(-1.125)(-1
🔶 /system/H21_r	-0.039063	-0.039063										
🔶 /system/H11_i	0.5	0.5										
🔶 /system/H12_r	-0.5625	-0.5625										
🔶 /system/h11_r	00110110	00110110										
🔶 /system/h12_r	10110001	10110001										
🔶 /system/h21_r	10010010	10010010										
Now	2500 ps	500	i i l	1	liii ns	i li i i	1500		1.1	2	i i i ns	i la i
Cursor 1	1722 ps							172	2 ps			

Figure 5.7: Top Level Simulation



			1			
Device Spartan						
3						
FPGA						
	Slices	Flip-	4 input	IOB's	Block	GClk's
		Flops	LUT's		Rams	
Available	1920	3840	3840	173	12	8
Recourses						
Resources						
Resources Utilize	d by Each M	lodule				
In much Manuara	20	22	22	6	1	1
Input Memory	29	52	15	0	1	1
	(1%)	(0%)	(1%)	(3%)	(8%)	(12%)
16 QAM	3	12	6	22	-	1
Modulator						
	(0%)	(0%)	(0%)	(12%)		(12%)
MIMO STBC	111	104	203	50	1	2
Encoder					-	-
2	(5%)	0%)	(5%)	(28%)	(8%)	(25%)
MIMO STRC	1418	96	2532	130	(0.0)	3
Deceder	1410		2332	1.50	-	-
Decouer	(729/)	(29/)	(659/)	(759/)		(279/)
160416	(1370)	(270)	(0576)	(7576)		(5776)
10 QAM	15	-	27	22	-	1
Demodulator						
	(0%)		(0%)	(12%)		(12%)
Channel Model	1060	-	1888	65	-	1
	(55%)		(49%)	(37%)		(12%)
Floating point	274	-	490	48	-	1
Complex						
Multiplier	(14%)		(12%)	(27%)		(12%)
						()
Floating Point	71		120	24		1
Adden	11	-	127	27	1	*
Auuer	(29/)		(29/)	(129/)		(129/)
TI (D)	(376)		(370)	(15/0)		(12/0)
Floating Point	55	-	29	24	-	1
Multiplier						(100)
	(1%)		(1%)	(1%)		(12%)

Table 1.Device utilization summary

6. CONCLUSIONS

The MIMO system design was discussed in detail, including all its modules. Verilog HDL code was written for all the modules within the system. Each individual module was tested for its correct functionality and then all the modules were integrated to form a one complete system.

An Optimized implementation of a MIMO system on an FPGA was done, the number representation used was IEEE floating point format unlike fixed point, which is most commonly used. Floating point and the results were discussed. Floating-point systems were developed to provide high resolution over a large dynamic range. Floating-point systems often can provide a solution when fixed-point systems, with their limited precision and dynamic range fail Floating-Point systems; however, bring a speed and complexity penalty. But we tried to reduce the complexity and increase the speed, by choosing a



custom floating point format. The results were discussed and the FPGA Resource utilization was discussed.

REFERENCES

[1] G. L. St[°]uber, J. R. Barry, S. W. McLaughlin, Y. (G.)

Li, M. A. Ingram, and T. G. Pratt, "Broadband MIMO-OFDM Wireless Communications," Proceedings of the IEE, vol. 92, no. 2, pp. 271-294, Feb 2004.

[2] Jeoong S. Park, Hong-Jip Jung and Viktor K. Prasanna "*Efficient FPGA-based Implementations of the MIMO-OFDM Physical Layer*", IEEE Transactions on Communications, vol. 32, no. 18, pp. 571-577, August 2003

[3] Uwe Meyer-baese" digital signal processing with field programmable gate arrays"3rd edition ISBN: 978-3-540-72612-8

[4] S. Alamouti, "A Simple Transmit Diversity Technique for Wireless Communications," *IEEE JSAC, Vol. 16, No. 8, October 1998.*

[5] V. Tarokh, H. Jafarkhani, and A. R. Calderbank, "Space-time block codes from orthogonal designs," *IEEE Trans. on Information Theory*, vol. 45, pp. 1456–1467, July 1999.

[6] V. Tarokh, N. Seshadri, and A. R. Calderbank, "Space-time codes for high data rate wireless communication: Performance criterion and code construction," *IEEE Trans. on Information Theory*, vol. 44, pp. 744–765, Mar. 1998.

[7] P. W. Wolniansky, G. J. Foschini, G. D. Golden and R. A. Valenzuela, "V-Blast: An Architecture for Realizing Very High Data Rates Over the Rich-Scattering Channel,"



International Symposium on Signals, Systemsand Electronics, ISSE 1998, pp. 295-300, Sept. 29th - Oct. 2nd, 1998.

[8] J. Ha, A. N. Mody, J. H. Sung, J. Barry, S. Mclaughlin and G. L. Stuber, "LDPC Coded OFDM with Alamouti/SVD Diversity Technique," *Kluwer Journal on Wireless Personal Communications*, 23(1):183-194, October 2002.

[22] G. L. St[°]uber, J. R. Barry, S. W. McLaughlin, Y. (G.)

Li, M. A. Ingram, and T. G. Pratt, "Broadband

MIMO-OFDM Wireless Communications," Proceed-

ings of the IEE, vol. 92, no. 2, pp. 271-294, Feb 2004.

[2] Jeoong S. Park, Hong-Jip Jung and Viktor K. Prasanna *"Efficient FPGA-based Implementations of the MIMO-OFDM Physical Layer"*, IEEE Transactions on Communications, vol. 32, no. 18, pp. 571-577, August 2003

[9] Uwe Meyer-baese" digital signal processing with field programmable gate arrays"
 3rd edition ISBN: 978-3-540-72612-8

[4] S. Alamouti, "A Simple Transmit Diversity Technique for Wireless

Comminications," IEEE JSAC, Vol. 16, No. 8, October 1998.

[5] V. Tarokh, H. Jafarkhani, and A. R. Calderbank, "Space-time block

codes from orthogonal designs," IEEE Trans. on Information Theory,

vol. 45, pp. 1456–1467, July 1999.

[6] V. Tarokh, N. Seshadri, and A. R. Calderbank, "Space-time codes for high data rate wireless communication: Performance criterion and code construction," *IEEE Trans. on Information Theory*, vol. 44, pp. 744–765,



Mar. 1998.

[7] P. W. Wolniansky, G. J. Foschini, G. D. Golden and R. A. Valenzuela,
"V-Blast: An Architecture for Realizing Very High Data Rates Over the Rich-Scattering Channel," *International Symposium on Signals, Systems and Electronics, ISSE 1998*, pp. 295-300, Sept. 29th - Oct. 2nd, 1998.
[8] J. Ha, A. N. Mody, J. H. Sung, J. Barry, S. Mclaughlin and G. L. Stuber,
"LDPC Coded OFDM with Alamouti/SVD Diversity Technique," *Kluwer Journal on Wireless Personal Communicatins*, 23(1):183-194, October 2002.